hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
An Evaluation of High-Performance Embedded Processing on MPPAs
Halmstad University, School of Information Technology, Halmstad Embedded and Intelligent Systems Research (EIS), Centre for Research on Embedded Systems (CERES).ORCID iD: 0000-0002-4932-4036
Halmstad University, School of Information Technology, Halmstad Embedded and Intelligent Systems Research (EIS), Centre for Research on Embedded Systems (CERES).ORCID iD: 0000-0001-6625-6533
2013 (English)In: Proceedings: 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2013, Los Alamitos, California: IEEE Computer Society, 2013, p. 235-235, article id 6546032Conference paper, Published paper (Refereed)
Abstract [en]

Embedded signal processing is facing the challenges of increased performance as well as to achieve energy efficiency. Massively parallel processor arrays (MPPAs) consisting of tens or hundreds of processing cores offer the possibility of meeting the growing performance demand in an energy efficient way by exploiting parallelism instead of scaling the clock frequency of a single powerful processor.

In this paper, we evaluate two variants of MPPAs by implementing a significantly large case study, namely an autofocus criterion calculation, which is a key component in modern synthetic aperture radar systems. The implementation results from the two target architectures are compared on the basis of utilized resources, performance, and energy efficiency. The Ambric implementations demonstrate the usefulness of occam-pi based high-level language approach in utilizing hundreds of processors, whereas the Epiphany implementation reveals that energy-efficiency can be improved even further by a factors of 2-3 with respect to the Ambric implementations and can be achieved at high clock speeds. © 2013 IEEE.

Place, publisher, year, edition, pages
Los Alamitos, California: IEEE Computer Society, 2013. p. 235-235, article id 6546032
Keywords [en]
Clock frequency, Embedded processing, Embedded signal processing, Energy efficient, Massively parallel processors, Processing core, Single processors, Energy efficiency, Signal processing, Computers
National Category
Embedded Systems
Identifiers
URN: urn:nbn:se:hh:diva-23266DOI: 10.1109/FCCM.2013.44ISI: 000326442500047Scopus ID: 2-s2.0-84881123118ISBN: 978-0-7695-4969-9 (electronic)ISBN: 978-1-4673-6005-0 (print)ISBN: 978-1-4673-6005-0 (print)OAI: oai:DiVA.org:hh-23266DiVA, id: diva2:636401
Conference
2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, Seattle, WA, United States, 28–30 April 2013
Projects
Jump to Manycore Platforms (JUMP)Available from: 2013-07-09 Created: 2013-07-09 Last updated: 2017-04-07Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Ul-Abdin, ZainSvensson, Bertil

Search in DiVA

By author/editor
Ul-Abdin, ZainSvensson, Bertil
By organisation
Centre for Research on Embedded Systems (CERES)
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 287 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf