Synchronizing a high-speed SIMD processor array
2001 (English)In: Euromicro symposium on digital systems design: architectures, methods and tools, Los Alamitos: IEEE Computer Society, 2001, p. 376-381, article id 952338Conference paper, Published paper (Refereed)
Abstract [en]
A synchronization method for a high speed scalable SIMD (Single Instruction stream Multiple Data stream) processor array is presented The method is developed for an architecture using distributed clocking and hierarchical SIMD control. In such an architecture, scalability is radically enhanced by an array-size independent (local) clock skew. This paper focuses on the instruction start synchronization problem inherent in a processor array when using the SIMD mode of control and distributed clocking. It is shown how this can be solved in hardware, and bounds on the tolerable skew using this method are presented. © 2001 IEEE.
Place, publisher, year, edition, pages
Los Alamitos: IEEE Computer Society, 2001. p. 376-381, article id 952338
Keywords [en]
distributed clocking, hierarchical SIMD control, high-speed SIMD processor array, instruction start synchronization problem, scalability, synchronization method, tolerable skew
National Category
Electrical Engineering, Electronic Engineering, Information Engineering Computer and Information Sciences
Identifiers
URN: urn:nbn:se:hh:diva-18770DOI: 10.1109/DSD.2001.952338ISI: 000171593300053Scopus ID: 2-s2.0-84969544797ISBN: 0-7695-1240-2 (print)OAI: oai:DiVA.org:hh-18770DiVA, id: diva2:623320
Conference
Euromicro Symposium on Digital Systems Design, September 4-6, 2001, Warsaw, Poland
2013-05-272012-06-252022-09-13Bibliographically approved