hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Symbolic Power Analysis of Cell Libraries
Department of Computer Science, TU/Eindhoven, P.O. Box 513, 5600 MB, Eindhoven, The Netherlands.
Department of Computer Science, TU/Eindhoven, P.O. Box 513, 5600 MB, Eindhoven, The Netherlands.ORCID iD: 0000-0002-4869-6794
2011 (English)In: Formal Methods for Industrial Critical Systems: Proceedings / [ed] Salaun, G, Schatz, B, Berlin: Springer Berlin/Heidelberg, 2011, Vol. 6959, 134-148 p.Conference paper, Published paper (Refereed)
Abstract [en]

Cell libraries are collections of logic cores (cells) used to construct larger chip designs; hence, any reduction in their power consumption may have a major impact in the power consumption of larger designs. The power consumption of a cell is often determined by triggering it with all possible input values in all possible orders at each state. In this paper, we first present a technique to measure the power consumption of a cell more efficiently by reducing the number of input orders that have to be checked. This is based on symbolic techniques and analyzes the number of (weighted) wire chargings taking place. Additionally, we present a technique that computes for a cell all orders that lead to the same state, but differ in their power consumption. Such an analysis is used to select the orders that minimize the required power, without affecting functionality, by inserting sufficient delays. Both techniques have been evaluated on an industrial cell library and were able to efficiently reduce the number of orders needed for power characterization and to efficiently compute orders that consume less power for a given state and input-vector transition.

Place, publisher, year, edition, pages
Berlin: Springer Berlin/Heidelberg, 2011. Vol. 6959, 134-148 p.
Series
Lecture Notes in Computer Science, ISSN 0302-9743 ; 6959
Keyword [en]
Cell library, Chip design, Input values, Power analysis, Power characterization, Symbolic techniques
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:hh:diva-20332DOI: 10.1007/978-3-642-24431-5_11ISI: 000306530800011Scopus ID: 2-s2.0-80052692696ISBN: 978-3-642-24430-8 ISBN: 978-3-642-24431-5 OAI: oai:DiVA.org:hh-20332DiVA: diva2:583425
Conference
19th IEEE Int Requirements Engineering Conference (RE)/16th Int Workshop on Formal Methods for Industrial Critical Systems (FMICS)/5th Int IStar Workshop, Trento, ITALY, AUG 29-SEP 02, 2011
Available from: 2013-01-08 Created: 2013-01-08 Last updated: 2014-11-11Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Mousavi, Mohammad Reza
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 67 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf