hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A multiple SIMD approach to radar signal processing
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE), Halmstad Embedded and Intelligent Systems Research (EIS).
Department of Computer Engineering, Chalmers University of Technology, Sweden.
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE), Halmstad Embedded and Intelligent Systems Research (EIS). Department of Computer Engineering, Chalmers University of Technology, Sweden.ORCID iD: 0000-0001-6625-6533
1996 (English)In: 1996 IEEE TENCON: Digital signal processing applications : proceedings : The University of Western Australia, Perth, Western Australia, 26-29 November 1996, Vol. 2 / [ed] Roberto Togneri, Piscataway, NJ: IEEE Press, 1996, 852-857 p.Conference paper, Published paper (Other academic)
Abstract [en]

Next generation radar systems, with phase-controlled array antennas, will have to process data that is many times larger than in current systems. This requires an enormous computing power. Even in a relatively small airborne radar system, with hard size and power consumption constraints, a sustained computing power of 40 GOPS (or 40 GFLOPS, if floating point calculations are used) will be needed to perform only the subset of the calculations known as the space-time adaptive processing, STAP Consequently, there is a need for new parallel computing modules, as well as new overall system architectures and application development environments. In this paper, a modular architecture with highly parallel SIMD-modules is presented as a promising solution, capable of handling STAP. A version of the architecture, equipped with bit-serial floating point PEs, is described and evaluated. Implementation technology aspects are discussed.

Place, publisher, year, edition, pages
Piscataway, NJ: IEEE Press, 1996. 852-857 p.
Keyword [en]
Antenna arrays, Computer architecture, Parallel processing systems, Signal processing
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:hh:diva-18824DOI: 10.1109/TENCON.1996.608457ISI: A1996BJ42V00158Scopus ID: 2-s2.0-0030312255ISBN: 0-7803-3680-1 ISBN: 0-7803-3679-8 OAI: oai:DiVA.org:hh-18824DiVA: diva2:544676
Conference
1996 IEEE Region 10 Conference on Digital Signal Processing Applications (TENCON'96), Perth, Western Australia, 26-29 November 1996
Available from: 2012-08-15 Created: 2012-06-25 Last updated: 2014-08-21Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Åhlander, AndersSvensson, Bertil
By organisation
Halmstad Embedded and Intelligent Systems Research (EIS)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 136 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf