hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Design Methodology for Resource to Performance Tradeoff Adjustment in FPGAs
LUMS University, DHA Phase-2, Lahore, Pakistan.
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE), Halmstad Embedded and Intelligent Systems Research (EIS), Embedded Systems (CERES).ORCID iD: 0000-0002-4932-4036
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE), Halmstad Embedded and Intelligent Systems Research (EIS), Embedded Systems (CERES).ORCID iD: 0000-0001-6625-6533
2010 (English)In: FPGAworld '10 Proceedings of the 7th FPGAworld Conference, New York: ACM Press, 2010, p. 14-19Conference paper, Published paper (Refereed)
Abstract [en]

When implementing computation-intensive algorithms on finegrained parallel architectures, adjustment of resource to performance tradeoff is a big challenge. This paper proposes a methodology for dealing with some of these performance tradeoffs by adjusting parallelism at different levels. In a case study, interpolation kernels are implemented on a fine-grained architecture (FPGA) using a high level language (Mitrion-C). For both cubic and bi-cubic interpolation, one single-kernel, one cross-kernel and two multi-kernel parallel implementations are designed and evaluated. Our results demonstrate that no single level of parallelism can be used for trade-off adjustment. Instead, the appropriate degree of parallelism on each level, according to available resources and the performance requirements of the application, needs to be found. Basing the design on high-level programming simplifies the trade-off process. This research is a step towards automation of the choice of parallelization based on a combination of parallelism levels.

Place, publisher, year, edition, pages
New York: ACM Press, 2010. p. 14-19
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:hh:diva-5443DOI: 10.1145/1975482.1975483Scopus ID: 2-s2.0-79957774017ISBN: 978-145030481-8 OAI: oai:DiVA.org:hh-5443DiVA, id: diva2:345711
Conference
7th FPGAworld Conference, FPGAworld 2010, Copenhagen, 6 September 2010
Available from: 2010-08-26 Created: 2010-08-26 Last updated: 2015-08-21Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Ul-Abdin, ZainSvensson, Bertil

Search in DiVA

By author/editor
Ul-Abdin, ZainSvensson, Bertil
By organisation
Embedded Systems (CERES)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 241 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf