hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Efficient parallell architectures for future radar signal processing
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE), Halmstad Embedded and Intelligent Systems Research (EIS), Centre for Research on Embedded Systems (CERES).
2007 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

The processing demands on future embedded radar signal processors may stretch to several trillions of floating-point operations per second (TFLOPS). This is an increase of two to three orders of magnitude realtive to the requirements of today. Still, the tight size and power constraints are unchanged. To meet this, new, highly parallel computer systems are needed. The systems should efficiently deliver very high performance as well as being general enough. Another challenge for future signal processors is the requirement for having huge working memories that are accessed in complicated patterns.

This thesis analyses the challenges of two classes of radar signal processing applications, namely Space-Time Adaptive Processing (STAP), which represents performance-intensive applications, and Synthetic Aperture Radar (SAR) processing, which represents memory-intensive applications. In addition to the actual performance and memory aspects of the applications, the desire for low-effort application development and maintenance is taken into consideration.

A multiple SIMD architecture is proposed for the STAP calculations. This architecture gives a combination of the high computational density in the SIMD processing modules with the overall flexibility provided on the system level. An embedded signal processing system based on the architecture is shown to be capable of TFLOPS class performance using standard CMOS VLSI technology available in the year 2001. The system is, for the given application domain, considered to have the same generality as commercial off-the-shelf (COTS) hardware, but has several years of time lead over COTS with regard to the computational performance.

The studied SAR processing is characterized by operating on huge data sets and having varying, non-linear data access paths. For this, algorithm solutions and execution schemes in inerplay with a system parallelization approach are proposed. It is shown that it is possible to obtain efficient memory accesses, despite the omplicated memory access patterns. It is also shown that the computational burden from complex interpolation kernels can be reduced through extensive calculation reuse.

Efficient engineering of complex applications in this context is discussed. The use of semi-transparent, platform-based development is demonstrated for STAP and SAR, and advocated for obtaining high engineering defficiency and long system sustainability, as well as high performance efficiency.

The overall conclusion drawn from this work is that a solid knowledge of the application domain and its future requirements, in combination with an understanding of its interaction with computational architectures, potentially enables several years of lead time in the realization of new, advanced signal prodcessing products. The important requirements on programmability and sustainability must also be taken into account in order to achieve a viable signal processing solution.

Place, publisher, year, edition, pages
Göteborg: Chalmers university of technology , 2007. , p. 170
Keywords [en]
Computer architecture, radar signal processing, space-time adaptive processing, synthetic aperture radar, parallel processing, engineering efficiency
National Category
Computer Sciences
Identifiers
URN: urn:nbn:se:hh:diva-1985Local ID: 2082/2380ISBN: 978-91-7291-934-1 OAI: oai:DiVA.org:hh-1985DiVA, id: diva2:239203
Public defence
2007-05-29, Wigforssalen, Högskolan i Halmstad, Halmstad, 10:15 (English)
Opponent
Note

Doktorsavhandlingar vid Chalmers tekniska högskola. Ny serie, 2615, Technical report. D, 30,

Available from: 2008-09-29 Created: 2008-09-29 Last updated: 2018-03-23Bibliographically approved

Open Access in DiVA

No full text in DiVA

Authority records BETA

Åhlander, Anders

Search in DiVA

By author/editor
Åhlander, Anders
By organisation
Centre for Research on Embedded Systems (CERES)
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 110 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf