hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Reconfigurable Optical Interconnection Networks for High-Performance Embedded
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE), Halmstad Embedded and Intelligent Systems Research (EIS).
2005 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

In embedded computer and communication system the capacity demand for interconnection networks is increasing continuously in order to achieve high-performance systems. Recent breakthroughs show that by using reconfigurability inside a single chip substantial performance gains can be added. However, in this thesis the focus is on system level reconfigurability (between chips or modules) and the performance gains that potentially can be achieved by having support for runtime reconfigurability on the system level.This thesis addresses the field of runtime system level reconfigurability with the use of optics in switches and routers for data- and telecommunications, and in multi-processor systems used for embedded signal processing. Several reconfigurable systems for switching and routing with support to adapt for asymmetric traffic patterns are proposed and compared to identify how design choices affect flexibility, performance etc. The proposed solutions are characterized by their multistage optical interconnection networks with reconfigurable shuffle patterns, where the reconfigurability is provided by micro-optical-electrical mechanical systems. More specifically, application-specific bottlenecks can be resolved by reconfiguring the interconnection network according to the current application demands. The benefits of the architectural solutions are confirmed by simulations that clearly show that the architectures can achieve high performance for both symmetric application characteristics and for several classes of asymmetric application characteristics. The final architectural solution is characterized by electronic packet-switches interconnected through an optical backplane, which is reconfigurable. Moreover, the thesis presents how several signal processing applications can be mapped to run concurrently in a time-shared scheme on a single reconfigurable multi-processor system that has high flexibility to adapt for the application currently at hand. The interconnection network is then adapted (reconfigured) according to the demands of the currently executed application in each time instance. The analysis shows that it is feasible to build such a system with today’s components.

Place, publisher, year, edition, pages
Göteborg: Chalmers tekniska högskola , 2005. , p. 30
Series
Technical report. L (Department of Computer Science and Engineering, Chalmers University of Technology and Göteborg University), ISSN 1652-876X ; 4
Keywords [en]
MOEMS, Micro-optical-electrical mechanical systems, Reconfigurable interconnection networks, Data communication, Telecommunication, Radar signal processing, Asymmetric application, Symmetric application, STAP, SAR, Embedded systems, VCSEL, Parallel processing system, Optical communication
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:hh:diva-373Local ID: 2082/697OAI: oai:DiVA.org:hh-373DiVA, id: diva2:237552
Presentation
2005-04-22, Wigfors, Kristian IV:s väg 3, Halmstad, 15:47 (English)
Opponent
Note

[Paper D] Agelis, Sacki, "STAP and SAR on an embedded parallel computing system with a reconfigurable interconnection systems," Research Report IDE-0537, School of Information Science, Computer and Electrical Engineering (IDE), Halmstad University, Sweden, 2004

Available from: 2007-01-10 Created: 2007-01-10 Last updated: 2018-03-23Bibliographically approved
List of papers
1. System-Level Runtime Reconfigurablity - Optical Interconnection Networks for Switching Applications
Open this publication in new window or tab >>System-Level Runtime Reconfigurablity - Optical Interconnection Networks for Switching Applications
2004 (English)In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04 / [ed] Toomas P Plaks & M Gokhale, Athens, USA: CSREA Press, 2004, p. 155-162Conference paper, Published paper (Refereed)
Abstract [en]

The performance requirements on data and telecommunication switches and routers are continuously increasing and it is evident that new ideas and architectures must come to light to satisfy these new demands. In this paper, a runtime reconfigurable modular design approach is presented, using state-of-the-art microoptical-electrical mechanical system (MOEMS) components. The paper introduces a novel field of reconfigurability, where reconfiguration is made on the system level instead of, e.g. fine-granularity reconfigurable logic. Different reconfigurable system solutions with support to adapt for asymmetric traffic patterns are proposed and compared to see how design choices affect flexibility, performance etc. The proposed solutions are characterized by their multistage networks with reconfigurable shuffle patterns.

Place, publisher, year, edition, pages
Athens, USA: CSREA Press, 2004
Keywords
Interconnection networks, Computer networks, Optical interconnection, Switch control
National Category
Engineering and Technology
Identifiers
urn:nbn:se:hh:diva-388 (URN)000225880300021 ()2-s2.0-12744272379 (Scopus ID)2082/712 (Local ID)1-932415-42-4 (ISBN)978-193241542-1 (ISBN)2082/712 (Archive number)2082/712 (OAI)
Conference
International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA '04, Las Vegas, Nevada, USA, June 21 - 24, 2004
Available from: 2007-01-12 Created: 2007-01-12 Last updated: 2018-03-23Bibliographically approved
2. Visualizing the Potential of Reconfigurable Shuffle-Patterns in Optoelectronic Routers by the Use of MOEMS
Open this publication in new window or tab >>Visualizing the Potential of Reconfigurable Shuffle-Patterns in Optoelectronic Routers by the Use of MOEMS
2004 (English)In: Proceedings of the IASTED International Conference Communication Systems and Networks / [ed] Salvador C.E.P., Calgary, Canada: ACTA Press, 2004, p. 148-154Conference paper, Published paper (Refereed)
Abstract [en]

A reconfigurable high performance multistage router architecture is presented and simulated. The router backbone network is an optical shuffle exchange network that has the power of reconfigurability through the use of micro-optical-electrical mechanical systems (MOEMS). The router is subjected to different application classes. The application classes have different characteristics in terms of symmetric/asymmetric traffic properties. We compare our reconfigurable shuffle-pattern for all three application classes for the specified router architecture.

Place, publisher, year, edition, pages
Calgary, Canada: ACTA Press, 2004
Keywords
MOEMS, VCSEL, Switch, Router, Application, Reconfigurability
National Category
Telecommunications
Identifiers
urn:nbn:se:hh:diva-391 (URN)000228555100027 ()2-s2.0-11144308898 (Scopus ID)2082/715 (Local ID)0-88986-450-0 (ISBN)2082/715 (Archive number)2082/715 (OAI)
Conference
International Conference on Communications Systems and Networks (CSN'2004), Marbella, Spain, Sept. 1-3, 2004
Available from: 2007-01-12 Created: 2007-01-12 Last updated: 2018-03-23Bibliographically approved
3. Optoelectronic router with MOEMS–based reconfigurable shuffle network
Open this publication in new window or tab >>Optoelectronic router with MOEMS–based reconfigurable shuffle network
2004 (English)Conference paper, Published paper (Refereed)
Keywords
optical interconnection networks
National Category
Computer Engineering
Identifiers
urn:nbn:se:hh:diva-2759 (URN)2082/3161 (Local ID)2082/3161 (Archive number)2082/3161 (OAI)
Conference
Swedish National Computer Networking Workshop (SNCNW’04), Karlstad, Sweden, Nov. 23-24, 2004
Available from: 2009-08-13 Created: 2009-08-13 Last updated: 2018-03-23Bibliographically approved

Open Access in DiVA

No full text in DiVA

Authority records BETA

Agelis, Sacki

Search in DiVA

By author/editor
Agelis, Sacki
By organisation
Halmstad Embedded and Intelligent Systems Research (EIS)
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 361 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf