hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
EXTREME PROCESSORS FOR EXTREME PROCESSING: STUDY OF MODERATELY PARALLEL PROCESSORS
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE).
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE).
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE).
2005 (English)Independent thesis Advanced level (degree of Master (One Year))Student thesis
Abstract [en]

Future radars require more flexible and faster radar signal processing chain than commercial radars of today. This means that the demands on the processors in a radar signal system, and the desire to be able to compute larger amount of data in lesser time, is constantly increasing. This thesis focuses on commercial micro-processors of today that can be used for Active Electronically Scanned Array Antenna (AESA) based radar, their physical size, power consumption and performance must to be taken into consideration. The evaluation is based on theoretical comparisons among some of the latest processors provided by PACT, PicoChip, Intrinsity, Clearspeed and IBM. The project also includes a benchmark made on PowerPC G5 from IBM, which shows the calculation time for different Fast Fourier Transforms (FFTs). The benchmark on the PowerPC G5 shows that it is up to 5 times faster than its predecessor PowerPC G4 when it comes to calculate FFTs, but it only consumes twice the power. This is due to the fact that PowerPC G5 has a double word length and almost twice the frequency. Even if this seems as a good result, all the PowerPC´s that are needed to reach the performance for an AESA radar chain would consume too much power. The thesis ends up with a discussion about the traditional architectures and the new multi-core architectures. The future belongs with almost certainty to some kind of multicore processor concept, because of its higher performance per watt. But the traditional single core processor is probably the best choice for more moderate-performance systems of today, if you as developer looking for a traditional way of programing processors.

Place, publisher, year, edition, pages
Högskolan i Halmstad/Sektionen för Informationsvetenskap, Data- och Elektroteknik (IDE) , 2005. , p. 2207736 bytes
Keywords [en]
Micro-processors, Electronically Scanned Array Antenna, AESA
Identifiers
URN: urn:nbn:se:hh:diva-194Local ID: 2082/460OAI: oai:DiVA.org:hh-194DiVA, id: diva2:237372
Uppsok
Technology
Available from: 2006-11-16 Created: 2006-11-16 Last updated: 2007-01-08

Open Access in DiVA

fulltext(2156 kB)698 downloads
File information
File name FULLTEXT01.pdfFile size 2156 kBChecksum MD5
a82b0061133b958ead9fb26e306a6a3776067b3791fbf93797d5d28ef69ad2cef24626ffaf7166a6f5668658f6a06b9289ecd1d1fcd0b7117e6c5837981c0ecda0b530c7fb3d3c90ae23e4854f970029
Type fulltextMimetype application/pdf

By organisation
School of Information Science, Computer and Electrical Engineering (IDE)

Search outside of DiVA

GoogleGoogle Scholar
Total: 698 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 398 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf