hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A performance tuning approach for shared-memory multiprocessors
Chalmers University of Technology, Gothenburg, Sweden.
Halmstad University, School of Information Technology.
1997 (English)In: Euro-Par’97 Parallel Processing: Third International Euro-Par Conference, Passau, Germany, August 26–29, 1997, Proceedings / [ed] Lengauer, Christian; Griebl, Martin; Gorlatch, Sergei, Berlin: Springer, 1997, Vol. 1300 LNCS, p. 72-83Conference paper, Published paper (Refereed)
Abstract [en]

Performance tuning of applications for shared-memory multiprocessors is to a great extent concerned with removal of performance bottlenecks caused by communication among the processors. To simplify performance tuning, our approach has been to extend the hardware/software interface with powerful memory-control primitives in combination with compiler optimizations to remove communication bottlenecks in distributed shared-memory multiprocessors. Evaluations have shown that this combination can yield quite dramatic application performance improvements. This raises the fundamental question of how the hardware/software interface in future distributed shared-memory machines should be defined to serve as a good target for performance tuning of shared-memory programs, either automatically or by hand. An approach along those lines is discussed.

Place, publisher, year, edition, pages
Berlin: Springer, 1997. Vol. 1300 LNCS, p. 72-83
Series
Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349 ; 1300
Keywords [en]
Critical Section, Memory Block, Memory Hierarchy, Home Location, Cache Coherence
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:hh:diva-46736DOI: 10.1007/bfb0002718Scopus ID: 2-s2.0-84882647348ISBN: 978-3-540-63440-9 (print)ISBN: 978-3-540-69549-3 (electronic)OAI: oai:DiVA.org:hh-46736DiVA, id: diva2:1786612
Conference
3rd International Conference on Parallel Processing, Euro-Par 1997, 26-29 August 1997, Passau, Germany, 1997
Available from: 2023-08-09 Created: 2023-08-09 Last updated: 2023-08-09Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus
By organisation
School of Information Technology
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 14 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf