hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Protecting Security-Critical Real-Time Systems against Fault Attacks in Many-Core Platforms
Iran University of Science And Technology, Tehran, Iran.
LCIS Lab., Grenoble Institute of Technology, Valence, France.
Iran University of Science And Technology, Tehran, Iran.
Iran University of Science And Technology, Tehran, Iran.
Show others and affiliations
2022 (English)In: 2022 CPSSI 4th International Symposium on Real-Time and Embedded Systems and Technologies (RTEST), IEEE, 2022Conference paper, Published paper (Refereed)
Abstract [en]

Single-core platforms have been widely used for Many security-critical real-time systems. However, the ever-increasing high-performance requirements demanded by various industries and the advent of serious bottlenecks again increasing the performance of single-core platforms have necessitated the employment of many-core platforms in the design of such systems. This design shift from single to many-core platforms has been accompanied by security issues and has produced emerging security challenges. Fault injection attacks are one of the primary attacks that are used to infiltrate the tasks to reduce the system performance or cause system failures. In this paper, an online security-aware real-time hardware scheduler is proposed and used to avoid fault attacks using the task replication method. In the proposed real-time system, critical tasks and their replicas are scheduled with Least Slack Time first (LST) algorithm independently in the hardware under real-time constraints. Our synthesis and simulation results using Xilinx Vivado 2018.2 indicates that the proposed scheduler guarantees that all critical tasks and their replicas meet their deadlines. The results also show that our scheduler reduces the chance of a successful Fault attack and loss of the final result in critical tasks. © 2022 IEEE.

Place, publisher, year, edition, pages
IEEE, 2022.
Keywords [en]
FPGA, hardware accelerator, real-time systems, security-aware scheduler, security-critical systems
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:hh:diva-49808DOI: 10.1109/RTEST56034.2022.9850010ISI: 000866519700005Scopus ID: 2-s2.0-85137180070ISBN: 978-1-6654-9910-1 (electronic)ISBN: 978-1-6654-9911-8 (print)OAI: oai:DiVA.org:hh-49808DiVA, id: diva2:1725919
Conference
4th CPSSI International Symposium on Real-Time and Embedded Systems and Technologies, RTEST 2022, Tehran, Iran, 30-31 May, 2022
Available from: 2023-01-12 Created: 2023-01-12 Last updated: 2023-10-05Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Fazeli, Mahdi

Search in DiVA

By author/editor
Fazeli, Mahdi
By organisation
School of Information Technology
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 23 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf