hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A modular, massively parallel computer architecture for trainable real-time control systems
Halmstad University, School of Information Technology, Halmstad Embedded and Intelligent Systems Research (EIS).
Halmstad University, School of Information Technology, Halmstad Embedded and Intelligent Systems Research (EIS). Department of Computer Engineering, Chalmers University of Technology, Göteborg, Sweden.ORCID iD: 0000-0001-6625-6533
Department of Computer Engineering, Chalmers University of Technology, Göteborg, Sweden.
1993 (English)In: Control Engineering Practice, ISSN 0967-0661, E-ISSN 1873-6939, Vol. 1, no 4, p. 655-661Article in journal (Refereed) Published
Abstract [en]

A new system-architectural concept for trainable real-time control systems is based on resource adequacy both in processing and communication. Cyclically executing programs in distributed nodes communicate via a shared high-speed medium. Static scheduling of programs and communication implies that the maximum possible work-load can always be handled in a time-deterministic manner. The use of Artificial Neural Networks (ANN) algorithms and trainability implies a new system development strategy based on a Continuous Development paradigm. An implementation of the Architectural concept is presented. The communication speed is measured in Gbps and the access method is TDMA. An implementation of the system-development strategy is also presented. © 1993.

Place, publisher, year, edition, pages
Kidlington, Oxford: Pergamon Press, 1993. Vol. 1, no 4, p. 655-661
Keywords [en]
Algorithms, Control systems, Neural networks, Parallel processing systems, Real time systems, Control system design, Learning systems, Static scheduling, Time deterministic manner, Computer architecture
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:hh:diva-37653DOI: 10.1016/0967-0661(93)91389-EScopus ID: 2-s2.0-0027650263OAI: oai:DiVA.org:hh-37653DiVA, id: diva2:1233933
Available from: 2018-07-20 Created: 2018-07-20 Last updated: 2018-07-20Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Nilsson, KennethSvensson, BertilWiberg, Per-Arne

Search in DiVA

By author/editor
Nilsson, KennethSvensson, BertilWiberg, Per-Arne
By organisation
Halmstad Embedded and Intelligent Systems Research (EIS)
In the same journal
Control Engineering Practice
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 76 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf