hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Parallelization of the Estimation Algorithm of the 3D Structure Tensor
Halmstad University, School of Information Science, Computer and Electrical Engineering (IDE).
Halmstad University, School of Information Technology, Halmstad Embedded and Intelligent Systems Research (EIS), Centre for Research on Embedded Systems (CERES).ORCID iD: 0000-0002-4932-4036
Halmstad University, School of Information Technology, Halmstad Embedded and Intelligent Systems Research (EIS), Centre for Research on Embedded Systems (CERES).ORCID iD: 0000-0001-6625-6533
2012 (English)In: 2012 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2012 / [ed] Peter Athanas, René Cumplido & Eduardo de la Torre, Piscataway, N.J.: IEEE Press, 2012, article id 6416771Conference paper, Poster (with or without abstract) (Refereed)
Abstract [en]

The three dimensional structure tensor algorithm (3D-STA) is often used in image processing applications to compute the optical flow or to detect local 3D structures and their directions. This algorithm is computationally expensive due to many computations that are required to calculate the gradient, the tensor, and to smooth every pixel of the image frames. Therefore, it is important to parallelize the implementation to achieve high performance. In this paper we present two parallel implementations of 3D-STA; namely moderately parallelized and highly parallelized implementation, on a massively parallel reconfigurable array. Finally, we evaluate the performance of the generated code and results are compared with another optical flow implementation. The throughput achieved by the moderately parallelized implementation is approximately half of the throughput of the Optical flow implementation, whereas the highly parallelized implementation results in a 2x gain in throughput as compared to the optical flow implementation. © 2012 IEEE.

Place, publisher, year, edition, pages
Piscataway, N.J.: IEEE Press, 2012. article id 6416771
National Category
Embedded Systems
Identifiers
URN: urn:nbn:se:hh:diva-19979DOI: 10.1109/ReConFig.2012.6416771ISI: 000316576900052Scopus ID: 2-s2.0-84874155878ISBN: 978-1-4673-2919-4 (print)ISBN: 978-1-4673-2921-7 (print)OAI: oai:DiVA.org:hh-19979DiVA, id: diva2:567702
Conference
International Conference on Reconfigurable Computing and FPGAs (ReConFig’12), Cancun, Mexico, December 5-7, 2012
Available from: 2012-12-19 Created: 2012-11-13 Last updated: 2018-03-22Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Alam, AshrafulUl-Abdin, ZainSvensson, Bertil

Search in DiVA

By author/editor
Alam, AshrafulUl-Abdin, ZainSvensson, Bertil
By organisation
School of Information Science, Computer and Electrical Engineering (IDE)Centre for Research on Embedded Systems (CERES)
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 310 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf