hh.sePublikationer
Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
A Design Methodology for Resource to Performance Tradeoff Adjustment in FPGAs
LUMS University, DHA Phase-2, Lahore, Pakistan.
Högskolan i Halmstad, Akademin för informationsteknologi, Halmstad Embedded and Intelligent Systems Research (EIS), Inbyggda system (CERES).ORCID-id: 0000-0002-4932-4036
Högskolan i Halmstad, Akademin för informationsteknologi, Halmstad Embedded and Intelligent Systems Research (EIS), Inbyggda system (CERES).ORCID-id: 0000-0001-6625-6533
2010 (Engelska)Ingår i: FPGAworld '10 Proceedings of the 7th FPGAworld Conference, New York: ACM Press, 2010, s. 14-19Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

When implementing computation-intensive algorithms on finegrained parallel architectures, adjustment of resource to performance tradeoff is a big challenge. This paper proposes a methodology for dealing with some of these performance tradeoffs by adjusting parallelism at different levels. In a case study, interpolation kernels are implemented on a fine-grained architecture (FPGA) using a high level language (Mitrion-C). For both cubic and bi-cubic interpolation, one single-kernel, one cross-kernel and two multi-kernel parallel implementations are designed and evaluated. Our results demonstrate that no single level of parallelism can be used for trade-off adjustment. Instead, the appropriate degree of parallelism on each level, according to available resources and the performance requirements of the application, needs to be found. Basing the design on high-level programming simplifies the trade-off process. This research is a step towards automation of the choice of parallelization based on a combination of parallelism levels.

Ort, förlag, år, upplaga, sidor
New York: ACM Press, 2010. s. 14-19
Nationell ämneskategori
Inbäddad systemteknik
Identifikatorer
URN: urn:nbn:se:hh:diva-5443DOI: 10.1145/1975482.1975483Scopus ID: 2-s2.0-79957774017OAI: oai:DiVA.org:hh-5443DiVA, id: diva2:345711
Konferens
7th FPGAworld Conference, FPGAworld 2010, Copenhagen, 6 September 2010
Tillgänglig från: 2010-08-26 Skapad: 2010-08-26 Senast uppdaterad: 2020-05-12Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

Förlagets fulltextScopus

Personposter BETA

Ul-Abdin, ZainSvensson, Bertil

Sök vidare i DiVA

Av författaren/redaktören
Ul-Abdin, ZainSvensson, Bertil
Av organisationen
Inbyggda system (CERES)
Inbäddad systemteknik

Sök vidare utanför DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetricpoäng

doi
urn-nbn
Totalt: 404 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf