hh.sePublikationer
Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Admission control for switched real-time Ethernet: scheduling analysis versus network calculus
Högskolan i Halmstad, Sektionen för Informationsvetenskap, Data– och Elektroteknik (IDE), Halmstad Embedded and Intelligent Systems Research (EIS), Inbyggda system (CERES).
Högskolan i Halmstad, Sektionen för Informationsvetenskap, Data– och Elektroteknik (IDE), Halmstad Embedded and Intelligent Systems Research (EIS), Inbyggda system (CERES).ORCID-id: 0000-0002-6526-3931
2005 (Engelska)Ingår i: Proc. of the Swedish National Computer Networking Workshop (SNCNW’05), Halmstad, Sweden, Nov. 23-24, 2005, 2005, s. 4 s.-Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

Many approaches have been developed to give an estimation of the upper bound of the end-to-end delay or the response-time for real-time application, e.g., the Network Calculus (NC) model and the scheduling analysis. In this paper, we present an approach based on scheduling analysis to support guaranteed real-time services over standard switched Ethernet. Furthermore, we conduct a comparative study between these two admission control schemes, our novel algorithm and an NC-based algorithm. The simulation analysis shows that our feasibility analysis gives up to 50% higher utilization than the popular NC. Another advantage of our solution is that no additional hardware or software modification of the switch and the underlying standard. In our proposal, the traffic differentiation mechanism introduced by the IEEE 802.1D/Q standard and the standard hardware-implemented First Come First Served (FCFS) priority queuing are used in the switch and the source nodes. We have derived a feasibility analysis algorithm to ensure that the real-time requirements can be met. The algorithm also gives, as a sub-result, the needed buffer space in the end nodes and the switch. Moreover, our feasibility analysis supports variable-sized frames and switches with different bit-rates ports.

Ort, förlag, år, upplaga, sidor
2005. s. 4 s.-
Nyckelord [en]
real-time Ethernet
Nationell ämneskategori
Datorteknik
Identifikatorer
URN: urn:nbn:se:hh:diva-2767Lokalt ID: 2082/3169OAI: oai:DiVA.org:hh-2767DiVA, id: diva2:239985
Konferens
Swedish National Computer Networking Workshop (SNCNW’05), Halmstad, Sweden, Nov. 23-24, 2005
Tillgänglig från: 2009-08-13 Skapad: 2009-08-13 Senast uppdaterad: 2018-03-23Bibliografiskt granskad

Open Access i DiVA

FULLTEXT01(309 kB)225 nedladdningar
Filinformation
Filnamn FULLTEXT03.pdfFilstorlek 309 kBChecksumma SHA-512
53810d845a12a855a5fd2369a99edcd980eccbec0935463db77c20d54e434e589f40c4d8eb52a11e9a07d2abb12532caa6ae807289050eab58d0aeeb1a327518
Typ fulltextMimetyp application/pdf

Personposter BETA

Fan, XingJonsson, Magnus

Sök vidare i DiVA

Av författaren/redaktören
Fan, XingJonsson, Magnus
Av organisationen
Inbyggda system (CERES)
Datorteknik

Sök vidare utanför DiVA

GoogleGoogle Scholar
Totalt: 244 nedladdningar
Antalet nedladdningar är summan av nedladdningar för alla fulltexter. Det kan inkludera t.ex tidigare versioner som nu inte längre är tillgängliga.

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 295 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf