hh.sePublikasjoner
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
High-Level Parallel Programming of Computation-Intensive Algorithms on Fine-Grained Architecture
Högskolan i Halmstad, Sektionen för Informationsvetenskap, Data– och Elektroteknik (IDE).
2009 (engelsk)Independent thesis Advanced level (degree of Master (One Year))Oppgave
Abstract [en]

Computation-intensive algorithms require a high level of parallelism and programmability, which

make them good candidate for hardware acceleration using fine-grained processor arrays. Using

Hardware Description Language (HDL), it is very difficult to design and manage fine-grained

processing units and therefore High-Level Language (HLL) is a preferred alternative.

This thesis analyzes HLL programming of fine-grained architecture in terms of achieved

performance and resource consumption. In a case study, highly computation-intensive algorithms

(interpolation kernels) are implemented on fine-grained architecture (FPGA) using a high-level

language (Mitrion-C). Mitrion Virtual Processor (MVP) is extracted as an application-specific

fine-grain processor array, and the Mitrion development environment translates high-level design

to hardware description (HDL).

Performance requirements, parallelism possibilities/limitations and resource requirement for

parallelism vary from algorithm to algorithm as well as by hardware platform. By considering

parallelism at different levels, we can adjust the parallelism according to available hardware

resources and can achieve better adjustment of different tradeoffs like gates-performance and

memory-performance tradeoffs. This thesis proposes different design approaches to adjust

parallelism at different design levels. For interpolation kernels, different parallelism levels and

design variants are proposed, which can be mixed to get a well-tuned application and resource

specific design.

sted, utgiver, år, opplag, sider
Högskolan i Halmstad/Sektionen för Informationsvetenskap, Data- och Elektroteknik (IDE) , 2009.
Emneord [en]
Parallel computing, FPGA, Mitrion, Computation-intensive, HDL, Mitrionics, Mitrion C, Fine grained, Interpolation Kernels, High level programming, Embedded Systems, Accelerator, HPC, Supercomputing, Cray, XD1
Identifikatorer
URN: urn:nbn:se:hh:diva-2620Lokal ID: 2082/3022OAI: oai:DiVA.org:hh-2620DiVA, id: diva2:239838
Uppsök
Technology
Tilgjengelig fra: 2009-06-24 Laget: 2009-06-24 Sist oppdatert: 2009-06-24

Open Access i DiVA

fulltekst(4673 kB)519 nedlastinger
Filinformasjon
Fil FULLTEXT01.pdfFilstørrelse 4673 kBChecksum MD5
ee47ac75416580a77e53b58f2633bb183cb70ff726780a6f50815ffab5fb164619ee1cfa7bcb8dce77224927f46cc18d715f137170fd986eee5eaabb4a07896a13731b628e82a28efa617aba41057aaa
Type fulltextMimetype application/pdf

Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 519 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

urn-nbn

Altmetric

urn-nbn
Totalt: 224 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf