hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
High-level programming of coarse-grained reconfigurable architectures
Halmstad University, School of Information Technology, Halmstad Embedded and Intelligent Systems Research (EIS), Embedded Systems (CERES).ORCID iD: 0000-0002-4932-4036
2009 (English)In: 19th International Conference on Field Programmable Logic and Applications: (FPL), proceedings, Prague, Czech Republic, August 31-September 2, 2009 / [ed] Martin Daněk, Jiři Kadlec and Brent Nelson, Piscataway, N.J.: IEEE , 2009, p. 713-714Conference paper, Published paper (Refereed)
Abstract [en]

We propose that, in order to meet high computational demands, the application development has to be based on suitable models of computations that will lead to scalable and reusable implementations. The models should enhance the understanding of the application and at the same time enable the developer to organize the computations so that they can be efficiently mapped to the target reconfigurable architecture. The goal of the thesis is to propose methods to program future coarse-grained reconfigurable architecttures in a productive manner in such a way as to achieve energy efficient mapping with improved performance.

Place, publisher, year, edition, pages
Piscataway, N.J.: IEEE , 2009. p. 713-714
Series
International Conference on Field Programmable Logic and Applications, ISSN 1946-1488 ; 2009
Keywords [en]
Coarse-Grained Reconfigurable Architectures
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:hh:diva-87DOI: 10.1109/FPL.2009.5272337ISI: 000277506300130Scopus ID: 2-s2.0-70449889832ISBN: 978-1-4244-3892-1 OAI: oai:DiVA.org:hh-87DiVA, id: diva2:235543
Conference
19th International Conference on Field Programmable Logic and Applications, Prague, Czech Republic, August 31-September 2, 2009
Projects
Embedded Parallel Computing
Note

©2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

Available from: 2009-09-18 Created: 2009-09-16 Last updated: 2018-01-13Bibliographically approved

Open Access in DiVA

FULLTEXT01(92 kB)197 downloads
File information
File name FULLTEXT02.pdfFile size 92 kBChecksum SHA-512
6a174f3e87c477fdc4144aee81b98e038228e683b5b6faf3f9d9c3959f0cf646ac9f3f768ca9c0c6ffb22d92dd3c7a4b2e30339f31c591caa23bb06f0d681f04
Type fulltextMimetype application/pdf

Other links

Publisher's full textScopus

Authority records BETA

Ul-Abdin, Zain

Search in DiVA

By author/editor
Ul-Abdin, Zain
By organisation
Embedded Systems (CERES)
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 202 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 322 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf