hh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
REMAP massively parallel computer platform for neural computations
Halmstad University, School of Information Technology.
Halmstad University, School of Information Technology.
Halmstad University, School of Information Technology.ORCID iD: 0000-0001-6625-6533
Halmstad University, School of Information Technology.
Show others and affiliations
1997 (English)In: Proceedings of the Third International Conference on Microelectronics for Neural Networks (MicroNeuro’93), 1997, no 1342, p. 47-62Conference paper, Published paper (Refereed)
Abstract [en]

The REMAP project addresses questions related to the use of massively parallel, distributed computing in embedded systems. Of specific interest is the execution of artificial neural network algorithms on multiple, cooperating processor arrays. This paper concentrates on the recently finished, and currently used, processor array prototype, REMAP-β, of SIMD (Single Instruction stream, Multiple Data streams) type. The architecture and implementation of the computer is described, both its overall structure and its constituent parts. Following this comes a discussion of its use as an architecture laboratory, which stems from the fact that it is implemented using FPGA (Field Programmable Gate Array) circuits. As an architecture laboratory the prototype can be used to implement and evaluate, e.g., various Processing Element (PE) designs. A couple of examples of PE architectures, including one with floating-point support, are given. The mapping of important neural network algorithms on processor arrays of this kind is shown, and possible tuning of the architecture to meet specific processing demands is discussed. Performance figures are given as well as implications for future VLSI implementations of the array.

Place, publisher, year, edition, pages
1997. no 1342, p. 47-62
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:hh:diva-46734Scopus ID: 2-s2.0-0031379661OAI: oai:DiVA.org:hh-46734DiVA, id: diva2:1787100
Conference
Third International Conference on Microelectronics for Neural Networks (MicroNeuro’93), Edinburgh, Scotland, United Kingdom, 6-8 April, 1993
Available from: 2023-08-11 Created: 2023-08-11 Last updated: 2023-08-11Bibliographically approved

Open Access in DiVA

No full text in DiVA

Scopus

Authority records

Bengtsson, LarsSvensson, BertilTaveniku, MikaelÅhlander, Anders

Search in DiVA

By author/editor
Bengtsson, LarsSvensson, BertilTaveniku, MikaelÅhlander, Anders
By organisation
School of Information Technology
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 19 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf