hh.sePublikationer
Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Router i VHDL
Högskolan i Halmstad, Sektionen för Informationsvetenskap, Data– och Elektroteknik (IDE).
Högskolan i Halmstad, Sektionen för Informationsvetenskap, Data– och Elektroteknik (IDE).
2004 (Svenska)Självständigt arbete på grundnivå (kandidatexamen)Studentuppsats (Examensarbete)
Abstract [sv]
The purpose of this project has been to construct a router element to be written in VHDL and implemented on a FPGA. Using the router element a networking structure has been constructed where every router element in the network is attached to a logical device, i.e. a processor. The project has been conducted in cooperation with CC-lab on the university in Halmstad where the router element will be used for research and educational purposes. The main demands have been to prioritize transmission speed and that several messages should be able to be sent simultaneously. An additional demand has been that the constructed element should have the capacity to address up to 1024 other router elements. Additionally, features to avoid deadlock in the network has been implemented. Other features are, but not limited to, worm hole routing, authentication by handshaking, crossbar and support for parallel transmissions. The developed router element consists of five communication modules as well as a crossbar to link input ports to output ports. To help avoid deadlocks a queue system has been implemented. The router element has been developed and tested according to the demands put upon it by CC-lab. Unfortunately an interface between the router element and a logical device has not been constructed. The maximum clock frequency of a router element has been established to be 54.6 MHz and working at this speed a transmission capacity of 1.45 Gb/s is reached when 32 bits data width was used.
Ort, förlag, år, upplaga, sidor
2004.
Nyckelord [sv]
Network NoC FPGA VHDL routing router SoC System
Identifikatorer
URN: urn:nbn:se:hh:diva-11866Lokalt ID: U10899OAI: oai:DiVA.org:hh-11866DiVA, id: diva2:367007
Uppsök
teknik
Anmärkning
Denna uppsats kan beställas från arkivet / This paper can be ordered from the archive. Kontakta / Contact: arkivet@hh.seTillgänglig från: 2010-11-09 Skapad: 2010-11-09Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Av organisationen
Sektionen för Informationsvetenskap, Data– och Elektroteknik (IDE)

Sök vidare utanför DiVA

GoogleGoogle Scholar

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 233 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf