Matrismultiplikation i FPGA 2003 (Svenska)Självständigt arbete på grundnivå (kandidatexamen)Studentuppsats (Examensarbete)

Abstract [sv]

In modern, advanced radar applications there are high performance demands on the signal processing, which may comprise digital beamforming, doppler filtering and digital pulse compression. Much data has to be processed in a short time. Moreover, there are tight size and power constraints. In next generation radar systems, with phased array antennas, the amount of calculations are hundreds or thousands times larger than in present systems. New parallel computing architectures are needed to meet the increased performance demands. FPGA’s have attracted a lot of attention in the last few years, thanks to their improved density and speed. Since the interest for signal processing is large, FPGA manufactures have developed circuits and tools to support applications in that area. The overall goal of the project is to evaluate the size and performance figures of an FPGA realization of digital, adaptive beamforming. In the future, the results will be compared to other solutions, like microprocessor and ASIC based ones.

Ort, förlag, år, upplaga, sidor

2003.

Nyckelord [sv]

FPGA, QR, array processor, radar, adaptiv lobformning, matrismultiplikation

Identifikatorer

URN: urn:nbn:se:hh:diva-11398Lokalt ID: U10417OAI: oai:DiVA.org:hh-11398DiVA, id: diva2:366529

Uppsök

teknik

Anmärkning

Denna uppsats kan beställas från arkivet / This paper can be ordered from the archive. Kontakta / Contact: arkivet@hh.seTillgänglig från: 2010-11-09 Skapad: 2010-11-09Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Av organisationen

Sektionen för Informationsvetenskap, Data– och Elektroteknik (IDE)

Sök vidare utanför DiVA

GoogleGoogle ScholarTotalt: 53 träffar