hh.se
Publikasjoner
vente ...
Enkelt søk
Avansert søk -
Forskningspublikasjoner
Avansert søk -
Studentoppgaver
Statistikk
English
Svenska
Norsk
Jump to content
Endre søk
Søk
Søk
Kun dokumenter med fulltekst i DiVA
Referera
Exportera
BibTex
CSL-JSON
CSV 1
CSV 2
CSV 3
CSV 4
CSV 4
CSV alle metadata
CSV alle metadata version 2
RIS
Mods
MARC-XML
ETDMS
Link to record
Permanent link
https://urn.kb.se/resolve?urn=urn:nbn:se:hh:diva-8258
Direct link
http://hh.diva-portal.org/smash/record.jsf?pid=diva2:363343
Referera
Referensformat
apa
ieee
modern-language-association-8th-edition
vancouver
Annet format
apa
ieee
modern-language-association-8th-edition
vancouver
Annet format
Fler format
Språk
de-DE
en-GB
en-US
fi-FI
nn-NO
nn-NB
sv-SE
Annet språk
de-DE
en-GB
en-US
fi-FI
nn-NO
nn-NB
sv-SE
Annet språk
Fler språk
Utmatningsformat
html
text
asciidoc
rtf
html
text
asciidoc
rtf
Skapa
Stäng
Implementation av flyttalsaritmetik i FPGA
Hagström, Henrik
Högskolan i Halmstad, Sektionen för ekonomi och teknik (SET).
Jönsson, Daniel
Högskolan i Halmstad, Sektionen för ekonomi och teknik (SET).
1999 (svensk)
Independent thesis Basic level (degree of Bachelor)
Oppgave
Abstract [sv]
Todays new FPGAs are larger, faster and more efficient then past generations. FPGA is nowadays a suitable choice for construction implementation, instead of full custom design ASICs. It is relevant to see what FPGA can do with DSP (Digital Signal Processing). Binary fixed point arithmetic have until this stage, been the most common numeric presentation in DSP. Floating point presentation have lately been more used, why there are no facts showing how good performance the FPGA, can calculate floating point arithmetic. Furthermore it is objective to see how large the floating point implementation will be compared to fixed point arithmetic. The purpose of the project is to examine area and speed for applications with both fixed point and floating point arithmetic, implemented in Xilinx FPGAs. The fundamental arithmetic functions are addition, subtraction and multiplication. This report shows a comparison between fixed point and floating point arithmetic, implemented in Xilinx XC40150XV. The binary floating point presentation is 32 bits according to IEEE 754 standard.
sted, utgiver, år, opplag, sider
1999.
Emneord [sv]
FPGA, Xilinx, XC40150XV, Construction, IEEE 754, Implementation, DSP, Signal, Floating, Fix, Point, Area, Speed, Addition, Subtraction, Multiplication
Identifikatorer
URN:
urn:nbn:se:hh:diva-8258
Lokal ID: U2212
OAI: oai:DiVA.org:hh-8258
DiVA, id:
diva2:363343
Uppsök
Technology
Merknad
Denna uppsats kan beställas från arkivet / This paper can be ordered from the archive. Kontakta / Contact: arkivet@hh.se
Tilgjengelig fra:
2010-11-09
Laget:
2010-11-09
bibliografisk kontrollert
Open Access i DiVA
Fulltekst mangler i DiVA
Av organisasjonen
Søk utenfor DiVA
Google
Google Scholar
urn-nbn
Altmetric
urn-nbn
Totalt: 92 treff
Referera
Exportera
BibTex
CSL-JSON
CSV 1
CSV 2
CSV 3
CSV 4
CSV 4
CSV alle metadata
CSV alle metadata version 2
RIS
Mods
MARC-XML
ETDMS
Link to record
Permanent link
https://urn.kb.se/resolve?urn=urn:nbn:se:hh:diva-8258
Direct link
http://hh.diva-portal.org/smash/record.jsf?pid=diva2:363343
Referera
Referensformat
apa
ieee
modern-language-association-8th-edition
vancouver
Annet format
apa
ieee
modern-language-association-8th-edition
vancouver
Annet format
Fler format
Språk
de-DE
en-GB
en-US
fi-FI
nn-NO
nn-NB
sv-SE
Annet språk
de-DE
en-GB
en-US
fi-FI
nn-NO
nn-NB
sv-SE
Annet språk
Fler språk
Utmatningsformat
html
text
asciidoc
rtf
html
text
asciidoc
rtf
Skapa
Stäng
v. 2.45.0
|
WCAG
|
Högskolebiblioteket i Halmstad
|
Info för studenter
|
Info för forskare
|
Logga in
DiVA
Logotyp