hh.sePublikasjoner
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
A modular, massively parallel computer architecture for trainable real-time control systems
Högskolan i Halmstad, Akademin för informationsteknologi, Halmstad Embedded and Intelligent Systems Research (EIS).
Högskolan i Halmstad, Akademin för informationsteknologi, Halmstad Embedded and Intelligent Systems Research (EIS). Department of Computer Engineering, Chalmers University of Technology, Göteborg, Sweden.ORCID-id: 0000-0001-6625-6533
Department of Computer Engineering, Chalmers University of Technology, Göteborg, Sweden.
1993 (engelsk)Inngår i: Control Engineering Practice, ISSN 0967-0661, E-ISSN 1873-6939, Vol. 1, nr 4, s. 655-661Artikkel i tidsskrift (Fagfellevurdert) Published
Abstract [en]

A new system-architectural concept for trainable real-time control systems is based on resource adequacy both in processing and communication. Cyclically executing programs in distributed nodes communicate via a shared high-speed medium. Static scheduling of programs and communication implies that the maximum possible work-load can always be handled in a time-deterministic manner. The use of Artificial Neural Networks (ANN) algorithms and trainability implies a new system development strategy based on a Continuous Development paradigm. An implementation of the Architectural concept is presented. The communication speed is measured in Gbps and the access method is TDMA. An implementation of the system-development strategy is also presented. © 1993.

sted, utgiver, år, opplag, sider
Kidlington, Oxford: Pergamon Press, 1993. Vol. 1, nr 4, s. 655-661
Emneord [en]
Algorithms, Control systems, Neural networks, Parallel processing systems, Real time systems, Control system design, Learning systems, Static scheduling, Time deterministic manner, Computer architecture
HSV kategori
Identifikatorer
URN: urn:nbn:se:hh:diva-37653DOI: 10.1016/0967-0661(93)91389-EScopus ID: 2-s2.0-0027650263OAI: oai:DiVA.org:hh-37653DiVA, id: diva2:1233933
Tilgjengelig fra: 2018-07-20 Laget: 2018-07-20 Sist oppdatert: 2018-07-20bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Personposter BETA

Nilsson, KennethSvensson, BertilWiberg, Per-Arne

Søk i DiVA

Av forfatter/redaktør
Nilsson, KennethSvensson, BertilWiberg, Per-Arne
Av organisasjonen
I samme tidsskrift
Control Engineering Practice

Søk utenfor DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 88 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf